Triggers for Trigger Commissioning – 36x36

Peter Wilson
TDSWG/OPS
April 26, 2001

- All L2 Auto Accept unless specified
- L1: Di-electron Et>1.5, Pt>1.5, HAD/EM<0.125
- L1: Electron Et>1.5, Pt>1.5, HAD/EM<0.125, PS=1
- L1: Electron Et>3, Pt>3, HAD/EM=0, PS=1
- L1: Electron Et>5, Pt>2.5, HAD/EM<0.125, PS=1
- L1: Track Et>=0, Pt>1.5, HAD/EM=0, PS=10
- L1: Track Et>=0, Pt>3, HAD/EM=0, PS=1
- L1: Track Et>=0, HAD/EM=0, Pt>8
- L1: Di-Photon Et>1.5, HAD/EM<0.125
- L1: Photon Et>1.5, HAD/EM<0.125 + CLC, PS=100
- L1: Photon Et>6, HAD/EM<0.125 + CLC (last week had Plug Photon 4)
- L1: Di-Jet Et>6; L2: Di-Jet Et>8, or L2 Jet Et>12, L2 Auto PS =100
- L1: Jet Et>4 + CLC, PS=100; L2: Jet Et>5, L2 Auto PS =100
- L1: Jet Et>8 + CLC, PS=10; L2: Jet Et>10 , L2 Auto PS =100
- L1: Jet Et>10 + CLC; L2: Jet Et>12 , L2 Auto PS =100
- L1: Plug Jet Et>8; L2: Jet Et>10 , L2 Auto PS =100

Muon Triggers for Trigger Commissioning – 36x36

- L1: CMU low Pt stub + CLC, PS=10
- L1: CMU low pt stub + track Pt>1.5
- L1: CMU High Pt stub + CLC, PS=10
- L1: CMU high Pt stub + track Pt>3
- L1: Low Pt Track (no stub) Pt>1.5, PS=10
- L1: High PtTrack (no stub) Pt>3, PS=1
- L1: 2* (CMU low pt stub, track Pt>1.5), need to test FPGA fix
- L1: CMX Low Pt Stub + CLC, PS=1000
- L1: CMX Low Pt Stub + CMX Low Pt Track Pt>1.5, PS=1
- L1: CMX High Pt Stub + CLC, PS=1000
- L1: CMX High Pt Stub + CMX High Pt Track Pt>3, PS=1

Other Triggers for Trigger Commissioning – 36x36

- L1: SumEt>10 + CLC, PS=10; L2: SumEt>12 , L2 Auto PS =100
- L1: SumEt>20 + CLC, PS=10; L2: SumEt>25 , L2 Auto PS =100
- L1: Met>12 + CLC, PS=1; L2: Met>15 , L2 Auto PS =100
- L1: Met>20 + CLC, PS=1; L2: Met>25 , L2 Auto PS =100
- L1: CLC E-W Coincidence – “Minbias”, PS = 100
- L1: Zero-bias, PS =1,000,000

The following in a separate test table with DiJet and CLC

- L1: BSC East Gap + DiJet Et>6, PS=1
- L1: BSC West Gap + DiJet Et>6, PS=1
- L1: BSC East Gap + Jet Et>10, PS=100
- L1: BSC West Gap + Jet Et>10, PS=100
- L1: BSC East-West, PS=100

Priorities

- 1st Store
  - Verify Electron rates and timing
  - Test HAD/EM in Electron and Photon Triggers
  - Compare Tracks via Muon and DIRAC paths for consistency
  - Check CMU-Stub Matching
  - Check CMX stub rates and CMX-Track matching
  - L2 in Tagging
    - Check L1 Bits
    - Jet clustering and correct passing of cluster info to Alphas
- 2nd Store
  - Any L1 fixes from above?
  - L2 Cutting if tagging looks ok and experts available
- 3rd Store
  - L2 SVT Interface board if ready?