


17<sup>th</sup> International Conference  
on Computing in High Energy and Nuclear Physics  
Prague, 21-27 March 2009

# The GigaFitter: Performances at CDF and Perspectives for Future Applications

Silvia Amerio  
University of Padova & INFN



# OUTLINE

The GigaFitter is a next generation **track fitter processor**.

→ Designed as a possible upgrade for CDF trigger system

→ Useful for future experiments

# OUTLINE

The GigaFitter is a next generation **track fitter processor**.

→ Designed as a possible upgrade for CDF trigger system


→ Useful for future experiments

In this talk:

- CDF experiment and its trigger system
  - online track reconstruction (XFT and SVT)
- The Gigafitter:
  - implementation
  - advantages over current track fitter
  - current status
  - future applications

# Tevatron accelerator CDF experiment

# Tevatron & CDF



CDF is a multipurpose detector


- charged particle tracking system
- calorimeters
- muon detectors

tracking system


**Silicon Vertex Tracker ( $|\eta| < 2$ )**

- 5 layers of silicon microstrip detectors

**Drift chamber ( $|\eta| < 1$ )**



# Tevatron performance




Drawback: more background and exponential increase in trigger rates



CDF trigger system flexible enough to be upgraded to cope with the increasing luminosity

# Trigger system



At **each level** it can trigger on

- calorimetric objects
- muons
- **tracks**

reconstructed with increasing resolution

# Online track reconstruction

XFT

SVT

# XFT


## Level 1

**Drift chamber hits** → **EXtremely Fast Tracker (XFT) processor**

Finds tracks in the transverse plane of the drift chamber:

- 5.5  $\mu\text{s}$  latency
- measures track  $p_T$ ,  $\phi$ ,  $\eta$  and  $z$

XFT  
segments




# SVT

## Level 2

XFT tracks  
( $p_T$  and  $\phi$ )

+

**Silicon Vertex detector hits**



**Silicon Vertex Trigger (SVT) processor**



- output: **curv**,  $\phi$ ,  $d_0$ ,  $\chi^2$
- 20  $\mu$ s latency
- offline-like resolution (35  $\mu$ m on  $d_0$ )

A two step algorithm




# SVT - 1<sup>st</sup> Step: Pattern Recognition

**PATTERN RECOGNITION**  
(by Associative Memory)



Finds **low resolution track candidates (roads)**




# SVT - 2<sup>nd</sup> Step: Track Fitting

TRACK

defined by 6 coordinates  $x_i$   
(4 SVX hits +  $p_T$  and  $\phi$  from XFT)

described by 3 parameters  
(**curv**,  $\phi$  and  $d_0$ )

3 constraint functions that can be locally (within a road) linearized



$$p_i = \vec{f}_i \cdot \vec{x} + q_i$$

$p_i$  = track parameters to be fitted  
 $\mathbf{x}_i$  = track coordinates  
 $\mathbf{f}_i, q_i$  = known constants

# SVT implementation and limits – I

Track coordinate = **18 bits**  
 TF multipliers = **8 x 8 bits**




scalar product has to be  
 splitted in two terms

$$p_i = \vec{f}_i \cdot \vec{x} + q_i$$



$$p_{0i} + \delta p_i = (\vec{f}_i \cdot \vec{x}_0 + q_i) + \vec{f}_i \cdot \vec{d}_i$$




**precalculated** (one for  
 each road), stored in **large  
 memories**


online evaluated with  
 8x8 multipliers

# SVT implementation and limits – II

SVX is organized in 12  $\phi$  sectors (wedges), 30° each



**12 TF boards**




# SVT implementation and limits – II

SVX is organized in 12  $\phi$  sectors (wedges), 30° each



**12 TF boards**




Patterns are precomputed offline → **512 k roads / SVX sector**  
The number of patterns is **limited**

# SVT implementation and limits – II

SVX is organized in 12  $\phi$  sectors (wedges), 30° each



**12 TF boards**




Patterns are precomputed offline → **512 k roads / SVX sector**  
The number of patterns is **limited**

Road size is **200  $\mu\text{m}$**


**if larger** →

- greater efficiency
- many tracks to fit
- high processing time



**if smaller** →

- small processing time
- efficiency limited by the max # of patterns



# The Gigafitter

# The GigaFitter

- Designed as a possible replacement of the current Track Fitter
- Can overcome the SVT limits and increase SVT performances at high luminosity

# The GigaFitter

- Designed as a possible replacement of the current Track Fitter
- Can overcome the SVT limits and increase SVT performances at high luminosity

Based on modern FPGA

**Xilinx VIRTEX 5 : 65 nm – 550 MHz device**



# The GigaFitter

- Designed as a possible replacement of the current Track Fitter
- Can overcome the SVT limits and increase SVT performances at high luminosity

Based on modern FPGA

**Xilinx VIRTEX 5 : 65 nm – 550 MHz device**

Provided with **640 DSP**

- 25 x 18 bit multipliers
- 48 bit adders



# The GigaFitter

- Designed as a possible replacement of the current Track Fitter
- Can overcome the SVT limits and increase SVT performances at high luminosity

**Thanks to Xilinx for kind donation!**

Based on modern FPGA

**Xilinx VIRTEX 5 : 65 nm – 550 MHz device**

Provided with **640 DSP**

- 25 x 18 bit multipliers
- 48 bit adders




Can use full hit resolution → 18 x 18 multipliers, no need for precalculated terms stored in big memories

Memory available to store **more patterns and more constant sets!**

# The Gigafitter Implementation


# GF basic fit line



# GF basic fit line

$$p_i = \vec{f}_i \cdot \vec{x} + q_i$$

SVX hits  
+  
XFT  $p_T$  and  $\phi$   
( $x_i$ )




# GF basic fit line

$$p_i = \vec{f}_i \cdot \vec{x} + q_i$$

SVX hits  
+  
XFT  $p_T$  and  $\phi$   
( $x_i$ )

Multiple hits in the same  
SVX layer  $\rightarrow$  do all the  
combinations




# GF basic fit line

$$p_i = \vec{f}_i \cdot \vec{x} + q_i$$

SVX hits  
+  
XFT  $p_T$  and  $\phi$   
( $x_i$ )

Multiple hits in the same  
SVX layer  $\rightarrow$  do all the  
combinations




# GF basic fit line

$$p_i = \vec{f}_i \cdot \vec{x} + q_i$$

SVX hits  
+  
XFT  $p_T$  and  $\phi$   
( $x_i$ )

Multiple hits in the same  
SVX layer  $\rightarrow$  do all the  
combinations




- apply chi2 cut
- select the *best* track

7 DSP used  
1 fit every 6 clock cycles

# GF optimization

GF processing time can be reduced parallelizing the tasks




# GF optimization

GF processing time can be reduced parallelizing the tasks

**Combiner:**  $\geq 7$  clock cycles to read,  $\geq 3$  to write


→ at least 2 parallel COMBINERS for continuous read/write



# GF optimization

GF processing time can be reduced parallelizing the tasks


**Fitter:** 6 clock cycles to perform a scalar product  
→ up to 6 parallel FITTERS to achieve 1 fit/clk



42 DSP used  
1 fit every clock cycle

# Mezzanine card

Xilinx VIRTEX 5 is mounted on a mezzanine card



Each mezzanine receives the inputs from 4 out of 12 SVX wedges




High level of parallelization, high speed

# Final system

PULSAR board  
general purpose 9U VME interface board

12 SVX wedges

RAM



**GF = 1 board**



**Current system = 16 boards  
(12 TF + 4 merger boards)**

# The Gigafitter

Advantages over current  
track fitter

# Where do we gain? - I

## **SPEED**

Necessary in a very high luminosity scenario

3 mezzanines,  
4 wedges each,  
3 fit lines per wedge

up to **36 fits / clock cycle**  
(**3 fits/ns** at 100 MHz internal clock)

# Where do we gain? - I

## SPEED

Necessary in a very high luminosity scenario



3 mezzanines,  
4 wedges each,  
3 fit lines per wedge

up to **36 fits / clock cycle**  
(**3 fits/ns** at 100 MHz internal clock)

## SVT Acceptance

Greater available memory → more patterns!

Eg.: can include patterns for tracks crossing the mechanical barrels of SVX




# Where do we gain? - II

## SVT Acceptance

Greater available memory  
→ include patterns for


- silicon only tracks for a larger eta coverage



Useful to trigger on forward electrons, muons and taus.  
Important to increase Higgs acceptance.

# Where do we gain? - III

## SVT Efficiency





# The Gigafitter


Current status

# GF current status

1 mezzanine on a pulsar board  
installed and tested in parasitic  
mode for preliminary timing  
measurements



GF with 1 fit line w/o parallelism  
1 fit every 6 clock cycles at 120 MHz



# The Gigafitter


Future applications

# Future applications

Gigafitter type tracking processor can be used in future online tracking processors for high-quality track finding at very high rates.

**FTK (Fast Track)** is a proposal for a SVT-like tracking processor at ATLAS Level 2 trigger

It is intended to provide **offline quality tracks for all particles w/  $p_T > 1$  GeV**, up to **50 - 100 kHz of L1 rate**



# Summary

The **GigaFitter** is an online tracking processor developed as a *possible upgrade of CDF trigger system*, following the successful strategy implemented by the **SVT processor**.

# Summary

The **GigaFitter** is an online tracking processor developed as a *possible upgrade of CDF trigger system*, following the successful strategy implemented by the **SVT processor**.

Based on a modern FPGA provided of *many DSP arrays*, it features

- **high computation power**
- **high flexibility and modularity**

# Summary

The **GigaFitter** is an online tracking processor developed as a *possible upgrade of CDF trigger system*, following the successful strategy implemented by the **SVT processor**.

Based on a modern FPGA provided of *many DSP arrays*, it features

- **high computation power**
- **high flexibility and modularity**

At CDF it will allow to

- *reduce trigger dead time and rate* at high instantaneous luminosity
- improve the physic reach (*increased track reconstruction efficiency*)

# Summary

The **GigaFitter** is an online tracking processor developed as a *possible upgrade of CDF trigger system*, following the successful strategy implemented by the **SVT processor**.

Based on a modern FPGA provided of *many DSP arrays*, it features

- **high computation power**
- **high flexibility and modularity**

At CDF it will allow to

- *reduce trigger dead time and rate* at high instantaneous luminosity
- improve the physic reach (*increased track reconstruction efficiency*)

But it can also be **adapted to future experiments**  
inside (i.e.LHC) and outside HEP

# BACKUP

# CDF Detector

tracking system  
immersed in a

solenoid coil

Silicon Vertex Tracker ( $|\eta| < 2$ )

Drift chamber ( $|\eta| < 1$ )

calorimeters  
( $|\eta| < 3.6$ )

electromagnetic


hadronic

muon  
detectors  
( $|\eta| < 1.1$ )


drift chambers

scintillators

steel shielding




# SVX




# Tevatron performance

Collider Run II Peak Luminosity



Drawback: more background and exponential increase in trigger rates


CDF trigger system flexible enough to be upgraded to cope with the increasing luminosity



# SVT



## The SVT++ Data Pipeline



# XFT and SVT resolutions

## XFT

- eff > 96% (  $p_T > 1.5$  GeV)
- $\sigma_{p_T}/p_T^2 \sim 2\%$
- $\sigma_\phi \sim 2$  mrad
- $\sigma_{\cot\theta} = 0.11$
- $\sigma_z = 11$  cm



## SVT

- eff  $\sim 90\%$  (  $p_T > 2$  GeV,  $d_0 < 1$  mm)
- $\sigma_{d0} \sim 35$   $\mu\text{m}$
- $\sigma_{p_T} \sim 0.003 p_T^2$
- $\sigma_\phi \sim 1$  mrad

# SVT – Track Fitter

Non linear geometrical constraint  
for a circle  $\rightarrow F(x_1, x_2, \dots) = 0$

For small displacements  $\rightarrow F(x_1, x_2, \dots) \sim a_0 + a_1 \Delta x_1 + a_2 \Delta x_2 \dots$   
( $a_i = \text{constant}$ )





6 coordinates (4 SVX hits + Pt and Phi from XFT) – 3 parameters to fit  $\rightarrow$  3 constraints that can be locally linearized


Track parameters  $\rightarrow p \sim c_0 + \sum_{i=1,6} c_i x_i$

A single set of constants  $c_i$  is good for a whole detector wedge (30° in  $\phi$ )

# Pulsar Board




# The GF Mezzanine



(a) Back view of the mezzanine

Interface with the Pulsar based on 2 64 pins PMC IEEE 1386 connectors




(b) Front view of the mezzanine

EEPROM to program the FPGA at every startup

Connectors ( 52 pins KEL\_8830E-052-170S ) to receive the SVX + XFT inputs

24 receivers and 1 driver to allow the translation from LVDS to TTL signals






# Where do we gain? - II

## SVT Acceptance

Greater available memory  
→ include patterns for

- silicon only tracks for a larger eta coverage



Useful to trigger on forward electrons, muons and taus.  
Important to increase Higgs acceptance.

- extension of the acceptance in track  $p_T$  and impact parameter  $d$



$$p_T > 2 \text{ GeV}/c \longrightarrow p_T > 1.5 \text{ GeV}/c$$

Improves lifetime  
measurements

$$d < 1.5 \text{ mm} \longrightarrow d < 2-3 \text{ mm}$$

Better b-tagging efficiency

# FTK



- Performs pattern recognition on Super Bins
- Send back found roads to DO

Current implementation of FTK uses all 11 silicon layers (4 R- $\phi$  + 4 stereo SCT layers and 3 Pixel layers)



- Receives hits from DAQ
- Communicates with Associative Memory boards
- Sends hits & found roads to the Fitter
- 6 boards in parallel
- Each DO handles 1-2 layers

Roads and hits with high resolution are composed and the Linear Fits executed to select real tracks, stored in a buffer ready for the LVL2 CPUs

# FTK tracking performances

Evaluated using FTKsim

Compared to the full online reconstruction program (iPatRec v10.0.6)



# FTK - Charged tracks at Level 2

## Without FTK

- Tracks are reconstructed only inside the RoIs
  - Difficult to sustain high rates
- LVL1 rates cannot be large since not enough powerful reduction is available at LVL2
  - LVL1 thresholds are high, physics losses

## With FTK

- Tracks are reconstructed with high quality inside the whole ID
- LVL2 strategies **EARLY** based on tracks produce stronger reductions than pure muon-calorimetric strategies
  - Lower LVL1 thresholds, physics gains.

**b-tagging**

**$\tau$ -tagging**